Product Brief

Product Brief
A short overview and technical summary of the Xillybus IP core.

Getting Started

Getting started with the FPGA demo bundle for Xilinx
A step-by-step guide, intended for novices as well as experienced FPGA engineers. Describes how to prepare the FPGA for running the Xillybus demo bundle on a PCIe-based board.
 
Getting started with the FPGA demo bundle for Intel FPGA
A step-by-step guide, intended for novices as well as experienced FPGA engineers. Describes how to prepare the FPGA for running the Xillybus demo bundle on a PCIe-based board.
 
Getting started with Xillinux for Zynq-7000 EPP
A step-by-step guide, intended for novices as well as experienced FPGA engineers. Describes how to set up the Xillinux distribution for running the Zedboard as a graphical X-Windows computer.
 
Getting started with Xillinux for Cyclone V SoC (SoCKit)
A step-by-step guide, intended for novices as well as experienced FPGA engineers. Describes how to set up the Xillinux distribution for running the SoCKit board as a graphical X-Windows computer.
 
The guide to Xillybus Block Design Flow for non-HDL users
A tutorial for working with Vivado's block design GUI instead of Verilog / VHDL coding, possibly with Vivado High Level Synthesis (HLS)
 
Getting started with Xillybus on a Linux host
Installing the Xillybus driver for Linux (on distributions that don't have it pre-installed), running a simple command-line test, compiling and running sample host applications.
 
Getting started with Xillybus on a Windows host
Installing the Xillybus driver for Microsoft Windows, running a simple command-line test, compiling and running sample host applications.

FPGA-related guides

Xillybus FPGA designer’s guide
Intended for FPGA engineers: General guidelines for interfacing with the Xillybus IP core, signal description and application notes for implementing data acquisition and simulation.

The "xillycapture" code example can be downloaded here.

 
The guide to Xillybus Lite
Describes the inclusion and usage of Xillybus Lite in a project targeting Zynq-7000. Covers logic design aspects as well as host programming considerations.
 
The guide to defining a custom Xillybus IP core
Xillybus’ “try it first” policy encourages potential licensees to request a tailored version of the Xillybus IP core for evaluation through the IP Core Factory. Even though the web interface's help boxes should cover the relevant subjects enough for defining a custom IP core, this document supplies some additional information.

Host programming guides

Xillybus host application programming guide for Linux
This guide is intended for host application programmers targeting Linux machines. It includes an explanation about synchronous vs. asynchronous streams, suggestions regarding I/O programming, and several application notes regarding high-rate data acquisition, frame buffering, packet communication, control, synchronization of data and more. This guide also walks through the RAM FIFO demo application available for download.
 
Xillybus host application programming guide for Windows
This guide is intended for host application programmers targeting Microsoft Windows machines. It includes an explanation about synchronous vs. asynchronous streams, suggestions regarding I/O programming, and several application notes regarding high-rate data acquisition, frame buffering, packet communication, control, synchronization of data, hibernation and more. This guide also walks through the RAM FIFO demo application available for download.

Tutorials

Several howto-style tutorials with can be found on the tutorials main page.

Unmaintained documentation

Phased-out demo bundles are available for non-PCIe transports. This documentation is available, but is not maintained: