Documentation

A short overview and technical summary of the Xillybus IP core.

A step-by-step guide, intended for novices as well as experienced FPGA engineers. Describes how to prepare the FPGA for running the Xillybus demo bundle on a PCIe-based board.

A step-by-step guide, intended for novices as well as experienced FPGA engineers. Describes how to prepare the FPGA for running the Xillybus demo bundle on a PCIe-based board.

A step-by-step guide, intended for novices as well as experienced FPGA engineers. Describes how to set up the Xillinux distribution for running the Zedboard as a graphical X-Windows computer.

A step-by-step guide, intended for novices as well as experienced FPGA engineers. Describes how to set up the Xillinux distribution for running the SoCKit board as a graphical X-Windows computer.

A tutorial for working with Vivado's block design GUI instead of Verilog / VHDL coding, possibly with Vivado High Level Synthesis (HLS)

Installing the Xillybus driver for Linux (on distributions that don't have it pre-installed), running a simple command-line test, compiling and running sample host applications.

Installing the Xillybus driver for Microsoft Windows, running a simple command-line test, compiling and running sample host applications.

Intended for FPGA engineers: General guidelines for interfacing with the Xillybus IP core, signal description and application notes for implementing data acquisition and simulation.

The "xillycapture" code example can be downloaded here. Slight modifications may be necessary, depending on the targeted device.

Describes the inclusion and usage of Xillybus Lite in a project targeting Zynq-7000. Covers logic design aspects as well as host programming considerations.

Xillybus’ “try it first” policy encourages potential licensees to request a tailored version of the Xillybus IP core for evaluation through the IP Core Factory. Even though the web interface's help boxes should cover the relevant subjects enough for defining a custom IP core, this document supplies some additional information.

This guide is intended for host application programmers targeting Linux machines. It includes an explanation about synchronous vs. asynchronous streams, suggestions regarding I/O programming, and several application notes regarding high-rate data acquisition, frame buffering, packet communication, control, synchronization of data and more. This guide also walks through the RAM FIFO demo application available for download.

This guide is intended for host application programmers targeting Microsoft Windows machines. It includes an explanation about synchronous vs. asynchronous streams, suggestions regarding I/O programming, and several application notes regarding high-rate data acquisition, frame buffering, packet communication, control, synchronization of data, hibernation and more. This guide also walks through the RAM FIFO demo application available for download.